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Abstract— Mobile devices performing video coding and stream-
ing over wireless and pervasive communication networks are
limited in energy supply. To prolong the operational lifetime
of these devices, an embedded video encoding system should
be able to adjust its computational complexity and energy
consumption as demanded by the situation and its environment.
To analyze, control, and optimize the rate-distortion (R-D)
behavior of the wireless video communication system under
the energy constraint, we develop a power-rate-distortion (P-
R-D) analysis framework, which extends the traditional R-D
analysis by including another dimension, the power consumption.
Specifically, in this paper, we analyze the encoding mechanism
of typical video coding systems, and develop a parametric video
encoding architecture which is fully scalable in computational
complexity. Using dynamic voltage scaling (DVS), an energy con-
sumption management technology recently developed in CMOS
circuits design, the complexity scalability can be translated into
the energy consumption scalability of the video encoder. We
investigate the R-D behavior of the complexity control parameters
and establish an analytic P-R-D model. Both theoretically and
experimentally, we show that, using this P-R-D model, the video
coding system is able to automatically adjust its complexity
control parameters to match the available energy supply of the
mobile device while maximizing the picture quality. The P-R-
D model provides a theoretical guideline for system design and
performance optimization in mobile video communication under
energy constraints.
Index Terms— Energy consumption, rate-distortion analysis,
wireless video, complexity scalability.
I. INTRODUCTION
V IDEO encoding and streaming over wireless communi-cation networks is envisioned for a wide range of ap-
plications, such as battlefield intelligence, surveillance, recon-
naissance, security monitoring, emergency response, disaster
rescue, environmental tracking, tele-medicine, and multimedia
systems in consumer electronics [4]. In wireless video commu-
nication, video capture, compression and network streaming
operate on the mobile devices with limited energy. A primary
factor in determining the utility or operational lifetime of the
mobile communication device is how efficiently it manages its
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energy consumption. The problem becomes even more criti-
cal with the power-demanding video encoding functionality
integrated into the mobile computing platform [1].
A. The Research Problem
Video encoding and data transmission are the two dominant
power-consuming operations in wireless video communica-
tion, especially over wireless LAN, where the typical trans-
mission distance ranges from 50m to 100m. Experimental
studies show that for relative small picture sizes, such as QCIF
(176144) videos, video encoding consumes about 2
3
of the
total power for video communication over Wireless LAN [1],
[19]. For pictures of higher resolutions, it is expected that
the fraction of power consumption by video encoding will
become even higher. From the power consumption perspective,
the effect of video encoding is two-fold. First, efficient video
compression significantly reduces the amount of the video data
to be transmitted, which in turn saves a significant amount of
energy in data transmission. Second, more efficient video com-
pression often requires higher computational complexity and
larger power consumption in computing. These two conflicting
effects imply that in practical system design there is always a
tradeoff among the bandwidth R, power consumption P , and
video quality D. Here, the video quality is often measured
by the mean square error (MSE) between the encoded picture
and original one, also known as the source coding distortion.
To find the best trade-off solution, we need to develop an
analytic framework to model the power-rate-distortion (P-R-
D) behavior of the video encoding system. To achieve flexible
management of power consumption, we also need to develop
a video encoding architecture which is fully scalable in power
consumption.
B. Related Work
Many algorithms have been reported in the literature to
reduce the encoding computational complexity. A statistical
modeling approach is proposed in [21] to predict the zero
DCT coefficients after quantization. Based on the prediction,
the DCT computation for those zeros coefficients can be
saved. Fast and low-power motion estimation algorithms have
been developed to reduce the computational complexity of the
motion estimation module [3], [14]. Since there is no motion
estimation for INTRA macroblocks (MB’s), the INTRA ratio
parameter, which is the fraction of INTRA MB’s in the
video frame, can be used to control the motion estimation
complexity in the video encoder [19]. A parametric scheme
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for scalable motion estimation and DCT has been proposed
in [8]. Hardware implementation technologies have also been
developed to improve the video coding speed [14], [25].
To our best knowledge, there has been no analytic frame-
work for modeling the P-R-D behavior of the video encoding
system. Rate-distortion (R-D) analysis has been one of the
major research focus in information theory and communication
for the past few decades, from the early Shannon’s source
coding theorem for asymptotic R-D analysis of generic in-
formation data [6], to recent R-D modeling of modern video
encoding systems [10], [12], [13], [22]. For video encoding
on the mobile devices and streaming over the wireless net-
work, it is needed to consider another dimension, the power
consumption, to establish a theoretical basis for R-D analysis
under energy constraints. In energy-aware video encoding, the
coding distortion is not only a function of the encoding bit
rate as in the traditional R-D analysis, but also a function of
the power consumption P . In other words,
D = D(R;P ); (1)
which describes the P-R-D behavior of the video encoding
system. The P-R-D model provides a theoretical basis, as well
as a practical guideline, for system design and performance op-
timization in wireless communication. Using the P-R-D model,
we can perform energy consumption control on each mobile
device. At the system level, for example in a wireless sensor
network, we can perform across-node energy optimization and
network lifetime maximization.
C. The Proposed Research
In this work, we develop an analytic framework to model,
control and optimize the P-R-D behavior of typical video
encoding systems. This is accomplished by two major steps.
First, we develop a video encoding architecture which is fully
scalable in power consumption. Specifically, we introduce
several control parameters into the video encoder to control the
power consumption of the major encoding modules. Second,
we analyze the R-D behaviors of these control parameters.
The integration of the R-D models for the control parameters
results in a comprehensive P-R-D model for the video coding
system. Based on the P-R-D model, we develop a quality
optimization scheme to determine the best configuration of
complexity control parameters according to the power supply
level of the mobile device to maximize the video presentation
quality.
D. Paper Organization
The rest of the paper is organized as follows. In Section
II, we analyze the encoding complexity of a typical video
encoder, and investigate the fundamental approach to design
a complexity-scalable video encoding system. To translate the
complexity scalability into energy scalability, we present the
dynamic voltage scaling (DVS), a recently developed power
management technology in CMOS circuits design. In Section
III, we present a complexity scalable motion estimation (ME)
scheme and study the R-D behavior of the ME complexity
control parameter. In Section IV, we present a complexity
scalable scheme which is able to collectively control the power
consumption of the remaining modules in the video encoder.
The R-D behavior of the complexity control parameter is
also analyzed. An integrated P-R-D model is presented in
Section V. The quality optimization and complexity control
parameters configuration are also discussed in Section V.
The power-scalable video encoding scheme is summarized
in Section VI. Section VII presents the experimental results.
Some concluding remarks are given in Section VIII.
II. ENCODER COMPLEXITY ANALYSIS AND POWER
CONSUMPTION
In this section, we analyze the computational complexity of
the major encoding modules in a typical video encoding sys-
tem. Based on the complexity profile, we outline a complexity
scalable architecture for video encoding. We then consider the
DVS CMOS design technology and discuss its application in
energy scalable encoding system design.
A. Encoder Complexity Profile
Typical video encoders, including all the standard video
encoding systems, such as MPEG-2 [16], H.263 [17], and
MPEG-4 [23], employ a hybrid motion compensated DCT
encoding scheme. Specifically, as shown in Fig. 1, they
have the following major encoding modules: motion esti-
mation (ME) and compensation (COMP), DCT, quantization
(QUANT), entropy encoding (ENC) of the quantized DCT
coefficients, inverse quantization (DQUANT), inverse DCT
(IDCT), picture reconstruction (RECON), and interpolation
(INTERP) [23]. For the ease of exposition, the DCT, IDCT,
QUANT, DQUANT and RECON modules are collectively
referred to as PRECODING. In this way, the video encoder
has only three major modules: ME, PRECODING, and ENC.
The PRECODING can be considered as the data representation
module.
Fig. 1. Block diagram of a typical video encoder. For intra MB or frames,
motion estimation and compensation are not needed.
To analyze the run-time complexity of the major encoding
modules, we run the MPEG-4 video encoder on an 866
MHz Pentium III PC and profile its computational complexity,
measured as the average processor cycles. The test video
sequences are “Akiyo”, “News”, and “Carphone” in QCIF
format encoded at 15 fps and 64 kbps. In Table I, we list the
percentage CPU occupancy for the major encoding modules.
(We have also evaluated the encoder CPU occupancy with
other video sequences and different frame rate and bit rate
settings. Only a slight difference from the results in Table
I has been observed.) It can be seen that ME is the most
computation-intensive module, consuming about one-third of
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TABLE I
CPU OCCUPANCY (IN PERCENTAGE) OF THE MAJOR ENCODING
FUNCTIONS FOR VIDEO SEQUENCES WITH DIFFERENT ACTIVITIES.
Component Akiyo News Carphone
ME 30.4% 32.6% 33.1%
COMP 9.1% 8.4% 8.7%
DCT 10.5% 9.2% 9.2%
QUANT 4.9% 4.6% 5.1%
ENC 4.7% 5.4% 4.5%
DQUANT 1.9% 1.5% 2.0%
IDCT 2.3% 2.9% 2.6%
RECON 7.5% 6.9% 7.2%
INTERP 14.3% 12.8% 13.2%
RC 7.4% 7.9% 7.6%
Other 6.5% 7.3% 6.7%
the processor cycles. The PRECODING modules collectively
consume about 50% of the total processor cycles. The ENC
module, which is basically a bit splicing engine, uses a relative
small amount of the total CPU time, especially at low coding
bit rates. In addition, its computational complexity mainly
depends on the coding bit rate.
B. Complexity Scalable Encoder Design
As discussed in Section I-C, to design a video encoder
which is fully scalable in power consumption, we need to
introduce several encoder parameters to control the computa-
tional complexity of the major encoding modules. Specifically,
in this work, the complexity control parameter for the ME
module is the number of SAD (sum of absolute difference)
computations per frame, denoted by 
ME
. This is based on the
observation that the ME process is simply a sequence of SAD
computations to find the MB position of the minimum SAD.
Therefore, the computational complexity of ME, denoted by
C
ME
, is simply given by
C
ME
= 
ME
 C
SAD
; (2)
where C
SAD
represents the complexity of one SAD compu-
tation between the current MB and its reference MB. Here,
the computational complexity is measured by the number of
processor cycles used by the operation. A detailed description
of the parametric ME design, optimal resource allocation
of the SAD computations, and R-D analysis of the 
ME
complexity parameter will be presented in Section III. By
analyzing the encoding architecture of the video encoding
system, we find that it is possible to control the computational
complexity of all the PRECODING modules using one single
parameter 
PRE
, which is the number of non-zero MB’s in
the video frame. Here, “non-zero” means the MB has non-zero
DCT coefficients after quantization. Let C
NZMB
and C
PRE
be
the PRECODING computational complexity of one non-zero
MB (NZMB) and the whole video frame, respectively. From
Section IV, we will see that,
C
PRE
= 
PRE
 C
NZMB
: (3)
A detailed description of the parametric PRECODING design,
dynamic rate control, and R-D analysis of the complexity
control parameter 
PRE
will be presented in Section IV.
The ENC module, as a variable length coding (VLC) engine,
mainly consists of VLC table look-up and bit splicing of
the codewords. The computational complexity of the ENC
module, denoted by C
ENC
, is approximately proportional to
R. Therefore, we have
C
ENC
= S R  C
BIT
; (4)
where C
BIT
is the per bit ENC complexity, and S is the size
of the picture. Here, S is needed because R represents the
coding bit rate in the unit of bits per pixel. The computational
complexity of the video encoder C, measured by the number
of processor cycles per second, is given by
C(R;
ME
; 
PRE
; 
F
)
= 
F
 (
ME
C
SAD
+ 
PRE
C
NZMB
+ S  R  C
BIT
);
where 
F
is the encoding frame rate. This model presents
a complexity-scalable architecture for video encoding, whose
computational complexity is mainly controlled by the parame-
ter set f
ME
; 
PRE
; 
F
g. It can be seen that, in the proposed
complexity scalable video coding design, we try to find the
“atom operations” that have fixed computational complexity,
and decompose the overall video encoding into these atom
operations. Specifically in this work the atom operations are
the MB SAD computation, the PRECODING of one MB, and
the per-bit ENC operation.
C. Dynamic Voltage Scaling and Encoder Energy Consump-
tion
In the previous section, we have outlined a parametric video
encoding architecture which is fully scalable in computational
complexity. To translate the complexity scalability into energy
scalability, we need to consider the energy-scaling technolo-
gies in hardware design. To dynamically control the energy
consumption of the microprocessor on the portable device,
a CMOS circuits design technology, named dynamic voltage
scaling (DVS), has been recently developed [18], [20]. In
CMOS circuits, the power consumption P is given by
P = V
2
 f
CLK
 C
EFF
; (5)
where V , f
CLK
, and C
EFF
are the supply voltage, clock
frequency, and effective switched capacitance of the circuits
[7]. Since the energy is power times time, and the time to finish
an operation is inversely proportional to the clock frequency.
Therefore, the energy per operation E
op
is proportional to
V
2 (E
op
/ V
2). This implies that lowering the supply
voltage will reduce the energy consumption of the system
in a quadratic fashion. However, lowering the supply voltage
also decreases the maximum achievable clock speed. More
specifically, it has been observed that f
CLK
is approximately
linearly proportional to V [7]. Therefore, we have
P / f
3
CLK
; and E
op
/ f
2
CLK
: (6)
It can be seen that the CPU can reduce its energy consumption
substantially by running more slowly. For example, according
to (6), it can run at half speed and thereby use only 1
4
of the
energy for the same number of operations. This is the key idea
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behind the DVS technology. Variable chip makers, including
AMD [2] and Intel [15], have recently announced and sold
processors with this energy-scaling feature. In conventional
system design with fixed supply voltage and clock frequency,
clock cycles, and hence energy, are wasted when the CPU
workload is light and the processor becomes idle. Reducing
the supply voltage in conjunction with the clock frequency
eliminates the idle cycles and saves the energy significantly. It
should be noted that in practice the energy saving is less than
the amount suggested by the model in (6). In this work, we
just use this model to translate the computational complexity
into the energy consumption of the hardware. Certainly, if
available, more accurate DVS energy consumption model can
be used to improve the energy management performance.
The DVS technology provides an enabling hardware tech-
nology for our energy-scalable video encoding system design.
Using the parametric complexity scalability scheme outlined in
Section II-B, we can flexibly control the number of processor
cycles per second C of the video encoder by choosing ap-
propriate complexity control parameters f
ME
, 
PRE
, 
F
g.
With DVS, we can adjust the supply voltage V such that the
corresponding clock frequency f
CLK
matches C. According
to Eqs. (5) and (6),
P = C
EFF
 [C(R;
ME
; 
PRE
; 
F
)℄
3
: (7)
In other words, for a given power supply level of the mobile
device, we can determine the encoding complexity by
C(R;
ME
; 
PRE
; 
F
) = (P ); (P ) = (
P
C
EFF
)
1
3
: (8)
It should be noted that if a different DVS model is used, the
expression of (:) should be changed accordingly. This power
consumption model describes a parametric energy-scalable
video encoding architecture whose energy consumption is
controlled by the parameter set f
ME
; 
PRE
; 
F
g. In the
following sections, we will describe each energy-scalability
parameter in detail and model its R-D behavior. The R-D
models, along with the DVS power consumption model in
(8), will be integrated together to establish a comprehensive
P-R-D analysis framework.
III. COMPLEXITY-SCALABLE MOTION ESTIMATION AND
R-D ANALYSIS
In this section, we analyze the computational complexity of
the ME module, and propose a complexity scalability scheme
to control the computational complexity of the ME module
using the parameter 
ME
, which is the number of SAD
computations per frame. We present an adaptive method to
allocate the SAD computations among the MB’s to optimize
the picture quality. The R-D behavior of the complexity control
parameter 
ME
is also analyzed.
A. Complexity Scalable Motion Estimation Design
In block-based video coding, the objective of motion estima-
tion is to find the best match in the reference frame for every
MB in the current frame. The search for the SAD-optimal
motion vector problem can be formulated as
(u
0
; v
0
) = argminSAD(u; v) (9)
where SAD(u; v) represents the sum of absolute difference
(SAD) between the current MB and the reference MB at a
relative position of (u; v). We can see that the ME process is
simply a sequence of SAD computations to find the motion
vector which has the minimum SAD. Note that the computa-
tional complexity of each MB SAD is a constant. Therefore,
the overall computational complexity of the ME module is lin-
early proportional to the number of SAD computations 
ME
,
as in (2). In the proposed energy scalable framework, 
ME
is determined by system-level power management and quality
optimization. At the frame-level, the 
ME
SAD computations
are allocated among the MB’s in the video frame to optimize
the picture quality.
B. Dynamic Allocation of the SAD Computations
It is well known that the moving objects in the video scene
contribute most to the overall visual quality. This suggests
that in motion estimation under energy constraints, we need
to allocate the available 
ME
SAD computations among the
MB’s according to their motion characteristics to optimize the
overall picture quality. Let (mv
x
;mv
y
) be the motion vector
of the MB. The block motion activity (BMA) factor of the
MB, denoted by ma is defined as
ma = jmv
x
j+ jmv
y
j: (10)
At the frame level, we introduce a motion history matrix
(MHM), denoted by M = [m
ij
℄
MRMC
, where MR and
MC are the numbers of MB’s per row and per column,
respectively. Initially, we set m
ij
= 1. After a frame is coded,
each entry is updated as follows:
m
ij
=

m
ij
+ 1; if ma = 0;
0; else: (11)
Here, ma is the BMA factor of the (i; j)-th MB in the coded
frame. The larger the value of m
ij
, it is of higher probability
that this MB is a static block, and less SAD computations
can be allocated to this MB. Fig. 2 shows the MHM for
the “Sean” sequence. Note that each entry of the MHM is
linearly scaled and represented by the gray level of a MB,
ranging from 0 to 255. We can see that the MHM captures
not only the motion history but also the locations of the object
motion. Most importantly, this MHM approach has very low
computation overhead and is very cost-effective in practice.
Using the MHM, we can allocate the 
ME
SAD compu-
tations among the MB’s. The number of SAD computations
allocated to the (i; j)-th MB, denoted by nsad
ij
, is determined
by
nsad
ij
=
1
N   1
2
6
4
1 
m
ij
P
(k;l)(i;j)
m
kl
3
7
5
Nsad; (12)
where N is the number of MB’s left so far that need to perform
the motion estimation, and Nsad is the available number of
SAD computations. Here, N   1 is a normalization factor,
because
X
(i;j)
2
6
4
1 
m
ij
P
(k;l)(i;j)
m
kl
3
7
5
= N   1: (13)
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Initially, Nsad is set to be 
ME
. Suppose the motion search
range is SR. If nsad
ij
 (2  SR + 1)
2
; it means the
computational power is enough to perform a full search for this
block. Otherwise, the diamond motion search algorithm in [24]
is used to find the motion vector, whose complexity, indicated
by the number of search layers, is controlled by nsad
ij
.
frame 41 frame 43 frame 45
MHM 41 MHM 43 MHM 45
Fig. 2. MHMs of the “Sean” sequence.
C. Modeling the R-D Behavior of 
ME
To analyze the R-D behavior of the complexity control
parameter 
ME
, we need to investigate the relation between

ME
and the frame SAD S
f
, which is the average SAD per
pixel in the motion compensated difference frame. To this end,
we collect the frame SAD statistics for different 
ME
from
several test video sequences. Fig. 3 plots the frame SAD S
f
as a function of 
ME
for two QCIF video sequences: “Akiyo”
and “Foreman”. The simulation results suggest the following
relation between 
ME
and S
f
:
S
f
(
ME
) = 
0
+ 
1
 e
 
2
x
; x =

ME

max
ME
; (14)
where the model parameters 
0
, 
1
, and 
2
are estimated by
the statistics of previous frames; and max
ME
is the maximum
value of 
ME
. Besides the SAD, another operation called SSD
(sum of square difference), which is the square difference be-
tween the current MB and its reference, is often used in motion
estimation. In hardware design, the SSD is more advantageous
than the SAD because the subtraction and multiplication
operations can be completed by a single instruction [9]. In
motion estimation, SAD and SSD have similar performance
because SSD linearly increases with the SAD. Therefore, the
proposed complexity control is also applicable to the SSD-
based ME. Simulation with SSD yields similar result as shown
in Fig. 3, and the complexity model in (14) also applies to
SSD. In this case, the frame SSD S
f
becomes the variance of
the difference frame. From Section V we will see that the final
P-R-D model needs the variance information for R-D analysis.
Therefore, hereafter, we assume SSD is used for ME.
IV. COMPLEXITY-SCALABLE PRECODING AND R-D
ANALYSIS
In this section, we present a parametric complexity scalabil-
ity scheme to collectively control the computational complex-
ity of the PRECODING modules, namely, the DCT, QUANT,
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Fig. 3. Frame SAD as a function of 
ME
.
DQUANT, IDCT, and RECON modules. We then analyze
the R-D behavior of the PRECODING complexity control
parameter.
A. Complexity-Scalable PRECODING Design
In typical video encoding as illustrated in Fig. 1, DCT
is applied to the difference MB after motion estimation and
compensation, or the original MB if its coding mode is
INTRA. After the DCT coefficients are quantized, DQUANT,
IDCT, and RECON are performed to reconstruct the MB for
motion prediction of the next frame. In transform coding of
videos, especially at low coding bit rates, the DCT coefficients
in the MB might become all zeros after quantization. We refer
to this MB as an all-zero MB (AZMB). Otherwise, it is called
a non-zero MB (NZMB). In international standards for video
encoding, such as MPEG-2, H.263, and MPEG-4, “non-zeros”
also means the CBP (coded block pattern) value of the MB
is non-zero. If we can predict an MB to be AZMB, all the
above PRECODING operations can be skipped, because the
output of DQUANT and IDCT of an AZMB is still an AZMB,
and the reconstructed MB is exactly the reference MB used in
motion estimation and compensation. Therefore, the encoder
can simply copy over the reference MB to reconstruct the
current MB. This is a unique property of the AZMB, which
can be used to reduce the computational complexity of the
video encoder [11].
In this work, the unique property of the AZMB is used to
design a complexity scalability scheme for the PRECODING
modules. Let fx
nk
j0  n; k  7g be the coefficients in
the different MB after motion estimation. For INTRA MB’s,
fx
nk
g are the original pixels in the video frame. Let fy
ij
j0 
i; j  7g be the DCT coefficients. According to the definition
of DCT, we have
y
ij
=
1
4
C
i
C
j
7
X
n=0
7
X
k=0
x
nk
os(i
2n+ 1
16
) os(j
2k + 1
16
);
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where
C
i
=

1
p
2
if i = 0;
1 else
C
j
=

1
p
2
if j = 0;
1 else.
We can see that
jy
ij
j
2

7
X
n=0
7
X
k=0
jx
nk
j
2
: (15)
Note that the right-hand side is the SSD of the difference MB,
which is already computed during the motion estimation. This
suggests us that the SSD could be an efficient and low-cost
measure to predict the AZMB. After motion estimation and
compensation, let fSSD
i
j1  i  Mg be the SSD values of
the M MB’s in the video frame sorted in an ascending order. In
the proposed complexity scalability scheme for PRECODING,
we force the first M   
PRE
MB’s to be AZMB’s, and treat
the remaining 
PRE
MB’s as NZMB’s to which the PRE-
CODING operations are applied. Let C
NZMB
be the number
of processor cycles needed by the PRECODING operations
to finish one NZMB. The value of C
NZMB
can be obtained
either by theoretical cycle estimation of the PRECODING
modules, or from simulation statistics. In practice, the value
of C
NZMB
may vary slightly from MB to MB. Note that the
power management and energy consumption control operate
on a level much higher than the MB. For example, in real-
world applications, it is sufficient to adjust the system power
control parameters for every 5 seconds, which have 150 frames
(if coded 30 frame per second) and thousands of MB’s.
At this level, in its average sense, it is quite reasonable to
assume C
NZMB
is a constant. The overall complexity of the
PRECODING modules, denoted by C
PRE
is then given by
C
PRE
= 
PRE
 C
NZMB
: (16)
We refer to this type of complexity scalability scheme as

PRE
- scalability.
B. Dynamic Rate Control
In the proposed PRECODING complexity scalability
scheme, the first M 
PRE
MB’s are encoded as AZMB’s to
scale down the computational complexity of the PRECODING
modules. Since the DCT coefficients in the AZMB’s are all
zeros, which do not need any encoding bits. All the available
bit budget, denoted by R
T
, will be allocated to the NZMB’s.
In this work, we adopt the linear rate control (LRC) algorithm
developed in our previous work [13] to perform dynamic
bit allocation and rate control. The LRC algorithm is based
on a linear rate model. Specifically, we have found that
in typical video encoding, including the standard MPEG-2,
H.263, MPEG-4, and JVT coding, the coding bit rate R is a
linear function of , the fraction of zeros among the quantized
transform coefficients. In other words,
R =   (1  ); (17)
where  is a constant. For a detailed treatment of the linear rate
model and the LRC algorithm, see [13]. One unique feature of
the LRC algorithm is that it always divides the picture into two
groups: coded and uncoded MBs, and balances the bit budget
between these two groups using the linear rate model. Such
type of rate control mechanism allows a dynamic bit relocation
from the AZMB’s to the NZMB’s, as well as a near-optimal
bits allocation among the NZMB’s.
As far as the subjective video quality is concerned, the
proposed scalability and dynamic rate control scheme also
performs reasonably well. As mentioned in Section III-B, the
moving objects in the scene contribute most to the video
presentation quality, and have unique significance in subjective
video quality evaluation. In motion estimation and compensa-
tion, these regions of the picture often correspond to blocks
with relatively large SSD values. In the proposed complexity
scalability and dynamic rate control scheme, the saved AZMB
bits are added to these blocks, resulting in an improved visual
quality within these regions. Fig. 4 shows the 150-th frame
of “Foreman” encoded at 192 kbps and 15 fps, and the 80-
th frame of “Carphone” encoded at 64 kbps and 15 fps with
100% and 20% PRECODING complexity. It can be seen that
low complexity PRECODING still maintains a perceptually
acceptable picture quality. It should also be noted that the
blocks with SSD below the threshold often correspond to
picture regions with smooth spatial or temporal variation. The
slightly degraded quality in these regions can be easily restored
by post-processing techniques, such as deblocking, deringing,
or temporal smoothing, at the receiver side.
(A) (B)
(A) (B)
Fig. 4. Coded video quality comparison for Frame 150 of “Foreman” and
Frame 80 of “Carphone” when (A) 100% blocks are encoded; (B) 20% blocks
are encoded.
C. R-D Behavior of The Complexity Control Parameter 
PRE
The dynamic rate control is a near-optimal bit allocation
process. Based on the mathematical formulation for optimal
bit allocation, we analyze the R-D behavior of the complexity
control parameter 
PRE
. Let f2
i
j1  i  Mg be the
variance of the MB’s in the video frame sorted in an ascending
order. Let R be the target coding bit rate in bits per pixel
(bpp). According to the classic R-D distortion formula [6],
the distortion of the i-th MB is given by
D
i
(R
i
) = 
2
i
 2
 2R
i
; (18)
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where R
i
is the bit rate of the i-th MB, and  is a model
constant. The optimal bit allocation can be then formulated as
D = min
fR
i
g
1
M
M
X
i=1

2
i
 2
 2R
i
; (19)
s:t:
1
M
M
X
i=1
R
i
= R: (20)
The minimum distortion obtained by the optimal bit allocation
is
D = (
M
Y
i=1

2
i
)
1
M
 2
 2R
: (21)
In our complexity scalability scheme, the first M 
PRE
MB’s
are encoded as AZMB’s, while the remaining 
PRE
MB’s are
encoded as NZMB’s. In this case, the bit rate of each AZMB
is zero, and its coding distortion, denoted by Dz
i
, is exactly
the variance of the difference MB, i.e.,
D
z
i
= 
2
i
 2
 20
= 
2
i
; 1  i M   L;
where L = 
PRE
is introduced to simplify the notation. Since
all the coding bits are allocated among the NZMB’s, according
to (21), the coding distorting of each NZMB, denoted by Dnz
i
,
is given by
D
nz
i
= (
M
Y
i=M L+1

2
i
)
1
L
 2
 2
MR
L
;M   L+ 1  i M:
The overall distortion D of the video frame, which is average
distortion of the AZMB’s and NZMB’s, is given by
D = D(L) =
1
M
[
M L
X
i=1
D
z
i
+
M
X
i=M L+1
D
nz
i
℄
=
1
M
[
M L
X
i=1

2
i
+ L(
M
Y
i=M L+1

2
i
)
1
L
2
 2
MR
L
℄: (22)
To derive the expression for D(L), we consider the
continuous-time version of (22). Note that f2
i
j1  i Mg is
an increasing series. Fig. 5 shows f2
i
g for the 100-th frame of
the “Foreman”. Experiments on other video frames and other
video sequences yield similar results. This suggests us that it
is reasonable to model f2
i
g with the following linear function
G(t) = A  t; t 2 [0; 1℄; (23)
such that

2
i
= G(
i
M
); 1  i M: (24)
Here A is a positive constant. It should be noted that at the
right end of the curve, the linear approximation is not accurate.
However, since the R-D modeling is a statistical procedure to
model the behavior of the whole frame, which has a large
number of MB’s, the approximation error within this small
region won’t affect much the performance of the whole model.
Our simulation results which will be presented later confirm
this observation. Similarly, we define y = L
M
, and consider
D(y) as the continuous-time version of fD(L)g, i.e.,
D(y) = D(
L
M
):
0 10 20 30 40 50 60 70 80 90 100
0
20
40
60
80
100
120
140
MB Index i
σ
2 i
Fig. 5. The MB variances sorted in an ascending order for the 100-th frame
of “Foreman”.
Note that the first term on the right-hand side of (22) can be
written as
1
M
M L
X
i=1

2
i
=
Z
1 y
0
G(t)dt =
Z
1 y
0
A  t dt
=
A
2
(1  y)
2
; (25)
where y = L
M
represents the fraction of NZMB’s in the video
frame. Let
Z = (
M
Y
i=M L+1

2
i
)
1
L
:
We have,
ln(Z) =
M
L

1
M
M
X
i=M L+1
ln
2
i
=
1
y
Z
1
1 y
ln(At) dt
= lnA 
1
y
[y + (1  y) ln(1  y)℄: (26)
Therefore,
D(y) = A[
1
2
(1  y)
2
+ ye
 1
y
[y+(1 y) ln(1 y)℄
 2
 2
R
y
℄: (27)
This model describes the complexity-rate-distortion (C-R-D)
behavior of the PRECODING modules. To test the accuracy of
the C-R-D model, we implement the PRECODING complexity
scalability in the MPEG-4 encoder and generate the D(y)
curves for a set of coding bit rates R, ranging from 0.01 bpp
to 1.0 bpp. Fig. 6 shows the actual D(y) curves for the 100-th
frame of “Foreman” and those estimated with (27). It can be
seen that the estimation is very accurate.
D. Parameters Estimation and Model Simplification
The C-R-D model for the PRECODING modules given by
(27) has one parameter A. Note that
1
M
M
X
i=1

2
i
=
Z
1
0
G(t)dt =
A
2
: (28)
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Fig. 6. Plot of D(y) for different bit rates (0:01bpp  R  1:0bpp): (A)
actual results; (B) estimated by the C-R-D model in (27).
Therefore, A can be estimated by
A =
2
M
M
X
i=1

2
i
=
2
M
M
X
i=1
SSD
i
: (29)
The C-R-D model in (27) will be used for energy consumption
control and picture quality optimization. Since the model is
highly nonlinear, it is not suitable for mathematical optimiza-
tion. Therefore, we need to simplify the formulation of the
C-R-D model, specifically the exponential term in (27). Taylor
expansion yields the following linear approximation,
e
 1
y
[y+(1 y) ln(1 y)℄
' (
1
e
+
1
e
3
)+(1 
1
e
 
1
e
3
)(1 y): (30)
Fig. 7 shows the nonlinear exponential function (solid line)
and its linear approximation (dashed line). It can be seen
that approximation error is relatively small. With the linear
approximation, the PRECODING C-R-D model becomes,
D(y) = A[
1
2
(1  y)
2
+ y(1 + a
0
y)  2
 2
R
y
℄; (31)
where
a
0
=
1
e
+
1
e
3
  1: (32)
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Fig. 7. Linear approximation of e
 1
y
[y+(1 y) ln (1 y)℄
.
V. INTEGRATED POWER-RATE-DISTORTION MODEL
A. Considering the Frame Rate
In Section III, we have derived the complexity-scalability
model for the ME module. For a complexity target of 
ME
SSD computations, the average MB variance is given by
1
M
M
X
i=1

2
i
= 
0
+ 
1
 e
 
2
x
; x =

ME

max
ME
: (33)
According to (29) and the PRECODING C-R-D model in (31),
we have
D = D(R;x; y)
= 2(
0
+ 
1
 e
 
2
x
)[
1
2
(1  y)
2
+y(1 + a
0
y)  2
 2
R
y
℄; (34)
where x and y = PRE
M
are the normalized complexity control
parameters. Both x and y range from 0 to 1, with 0 and 1
representing the lowest and highest computational complexity,
respectively. It should be noted that the distortion in (34) only
measures the quality for a single frame. The research in video
quality evaluation suggests that the video presentation quality
should be measured not only by the spatial quality of a single
frame, but also by the temporal quality in motion smoothness
[5]. Therefore, the encoding frame rate 
F
plays a very
important role in quality evaluation. It is also a key parameter
in energy consumption control. For example, at lower frame
rates, more energy can be allocated to each frame to improve
the spatial quality. However, in this case, the temporal video
quality degrades. Although many results have been published
in subjective video quality evaluation [5], most of them focus
on experimental studies. For quality optimization of video
coding, we need an analytic, mathematically tractable model
to describe the video presentation quality. The experimental
results in [5] suggest that the video presentation quality D
v
should consist of two parts: the spatial quality of a single
picture D
spatial
and the temporal motion quality D
temporal
.
D
spatial
is given by (34). D
temporal
depends on the encoding
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frame rate. In typical video decoding and display, if a video
frame is skipped, the previous decoded picture stays on the
screen until the next frame is decoded. In other words, the
decoder reconstruction of the skipped frame is the copy of
its previous decoded frame. From the video encoder point of
view, the ME complexity x, the PRECODING complexity y,
and the bit rate R of the skipped video frame are all zeros.
Therefore, from (34), we can see that its coding distortion is
given by
D
temporal
= D(R;x; y)j
R=0;x=0;y=0
= 
0
+ 
1
; (35)
which is the MSE between the skipped frame and its previous
reconstruction. Let !
s
and !
t
be the perceptual weight on
the spatial quality and temporal quality, respectively. The
experimental results in [5] suggests that !
s
and !
t
should
be a function of the frame rate. For example, if the video
encoder encodes only one frame per minute, although each
picture has very high quality, the viewer will complain about
the bad video streaming service because he has missed a lot
of important motion information and the spatial information
in between. In this work, we choose the perceptual weight as
follows,
!
t
= (1  z)
2
; !
s
= 1  !
t
; (36)
where z = F
f
max
, andf
max
is the maximum frame rate with
a default value of 30 fps. Therefore, the video presentation
quality is defined as
D
v
= !
s
D
spatial
+ !
t
D
temporal
= (1  z)
2
(
0
+ 
1
) + 2(2z   z
2
)(
0
+ 
1
e
 
2
x
)
 [
1
2
(1  y)
2
+ y(1 + a
0
y)  2
 2
R
y
℄: (37)
B. R-D Optimized Power Consumption Control
From (7), we can derive the relationship between the power
consumption and the complexity control parameters,
(P ) = z(C
1
x+ C
2
y + C
3
R); (38)
where C
1
, C
2
, and C
3
are constants. For a given power
supply level P and a given rate R, we need to find the
best configuration of the complexity parameters for the ME
and PRECODING modules to maximize the picture quality.
Mathematically, this can be formulated as in (39). The min-
imization parameters (x; y; z) can be obtained using binary
search of the minimum point. Note that the battery often has
an operational lifetime of several hours, several days, or even
several weeks. Therefore, there is no need to adjust the power
control parameters too often, say every second, because the
power supply condition doesn’t change that quickly. Suppose
the adjustment period is 5 seconds. This means we only
need solve the the R-D optimized power control problem
in (39) once per 5 second. Therefore, the overhead of the
power control is relatively small. In our future work, we shall
investigate the possibility of further simplification of the model
and its solution as well.
VI. R-D OPTIMIZED POWER-SCALABLE VIDEO
ENCODING
Using the P-R-D model and the optimal configuration of the
power control parameters, the video encoder is able to achieve
the R-D optimized power consumption scalability. The R-D
optimized power-scalable video encoder system operates as
follows:
 Step 1, Determining the model parameters: In (39), the
ME model parameters 
0
, 
1
, 
2
are estimated from the
statistics of previous frames using linear regression. a
0
is
a constant determined by (32). The model parameter  is
also determined from the R-D statistics of the previous
frames. At beginning stage, for example the first second
of video encoding, no power control is applied, because
the system has sufficient power supply.
 Step 2, Optimization: Find the optimal complexity control
parameters fx; y; zg using (39). This step is executed
only if the power control is triggered according to the
adjustment frequency, for example, once per 5 seconds.
 Step 3, Frame rate and ME complexity control: Set the
encoding frame rate to be 
F
= zf
max
. The available SSD
computations for ME is given by 
ME
= x  
max
ME
. Using
the MHM-based allocation scheme presented in Section
III-B to allocate the SSD computation among the MB’s.
Using the fast and efficient diamond ME scheme to find
the motion vector and the minimum SSD for each MB.
The number of diamond search layers is controlled by the
allocated SSD computations.
 Step 4, PRECODING complexity control: Find the (1 
y) M MB’s with the smallest SSD values and force them
to be AZMB’s. The PRECODING operation is applied to
the remaining NZMB’s. Dynamic rate control is used to
reallocate the bits from the AZMB’s to the NZMB’s.
It can be seen that the complexity of the major encoding
modules is controlled by the parameter set fx; y; zg to match
the power supply level of the mobile device. At the same time,
these parameters are configured according to the P-R-D model
such that the overall video quality is optimized.
VII. EXPERIMENTAL RESULTS
To evaluate the performance of the P-R-D model and
the power-scaling video encoding system, we implement the
proposed P-R-D model and power scalability scheme in the
public domain H.263+ encoder. Similar performance is ex-
pected for other coding systems, such as MPEG-2 and MPEG-
4. In our simulations, the maximum search points for each
MB max
ME
is 50, and the maximum frame rate f
max
= 30
fps. To test the accuracy of the P-R-D model, we run the
video encoder over the “Foreman” QCIF sequence at 128
kbps and 15 fps for different complexity control parameters
(x; y) and measure the corresponding distortion. Fig. 8 shows
the actual distortion function D(x; y). The estimation given
by the P-R-D model is shown in Fig. 9. We can see that
model estimation is quite accurate. Simulations over other test
videos yield similar results. For a given bit rate R and device
power supply level, using (39) the encoder can find the best
configuration of complexity control parameters to maximize
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min
fx;y;zg
D
v
(R;x; y; z) = (1  z)
2
(
0
+ 
1
) + 2(2z   z
2
)(
0
+ 
1
e
 
2
x
)[
1
2
(1  y)
2
+ y(1 + a
0
y)  2
 2
R
y
℄;
s:t: (P ) = z(C
1
x+ C
2
y + C
3
R): (39)
the video quality. Figs. 10 to 12 show the picture distortion,
and the optimal control parameters fx; y; zg as functions of
the percentage of power consumption for different coding bit
rates R. Some interesting observations can be made: (1) As the
encoder scales down its power consumption, as a percentage
of its maximum power consumption level, the video quality
degrades. The video encoding automatically changes from
high quality motion video coding (when the energy supply
is plenty) to still image coding (when the device is running
out of energy). (2) At lower bit rates, the ME wins over
the PRECODING in power allocation, because the ME is
computation-hungry but the PRECODING is bit-rate-hungry;
hence, as shown in Fig. 10, the complexity for the ME is
high but the complexity for the PRECODING is low. Fig. 13
shows the “Carphone” QCIF video coded at 64 kbps and 15
fps for different power consumption levels. We can see the
picture quality degradation is very graceful. Fig. 14 shows
the achievable minimum distortion D as a function of R
and the power P . To view the P-R-D model in more detail,
we plot the D-P curves for different bit rates, ranging from
0.01 bpp to 1.0 bpp in Fig. 15. Fig. 16 shows the D-R
curves at different power consumption levels. We can see that
when the power supply level is low, the D(R) function is
almost flat, which means the video processing and encoding
efficiency is very low; hence, in this case, more bandwidth
does not improve the video presentation quality. We can
see that the P-R-D model has direct applications in energy
management, resource allocation, and QoS provisioning in
wireless video communication, especially over wireless video
sensor networks.
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Fig. 8. Actual complexity-distortion surface D(x; y)
VIII. CONCLUDING REMARKS
There are two major contributions in this work. First, based
on the complexity analysis of typical video encoding systems
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Fig. 9. The complexity-distortion surface D(x; y) estimated by the P-R-D
model.
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Fig. 10. R-D optimized power control for the “Football” CIF video at R =
0:1bpp, about 150 kbps at 15 fps.
and the DVS CMOS design technology, we have developed a
parametric video encoding architecture which is fully scalable
in power consumption. Second, we have successfully extended
the traditional R-D analysis by considering another dimension,
the power consumption, and established the P-R-D analysis
framework for mobile video encoding and communication
under energy constraints. Using the P-R-D model, given a
power supply level and a bit rate, the power-scalable video
encoder is able to find the best configuration of complexity
control parameters to maximize the video quality. The P-R-D
analysis establishes a theoretical basis and provides a practical
guideline in system design and performance optimization for
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Fig. 11. R-D optimized power control for the “Football” CIF video at R =
0:5bpp.
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Fig. 12. R-D optimized power control for the “Football” CIF video at R =
1:0bpp.
wireless video communication under energy constraints. In
our future work, we will use the P-R-D model developed in
this paper for joint resource allocation and control for video
encoding and wireless transmission.
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